Laterizio: Difference between revisions

From ciapini
Jump to navigation Jump to search
No edit summary
Line 29: Line 29:
!Pin
!Pin
!Funzione
!Funzione
!Nome
!Funzione Opt
!porta sul uC
!porta sul uC
|-
|-
Line 58: Line 58:
|13||V +|| ||VDD  
|13||V +|| ||VDD  
|-
|-
|14|||| ||PGED3/ASDA1/RP5 /CN27/PMD7/RB5  
|14||||Backlight||PGED3/ASDA1/RP5 /CN27/PMD7/RB5  
|-
|-
|15|||| ||PGEC3/ASCL1/RP6(1)/CN24/PMD6/RB6
|15||||QE_UD_CHANNEL_A||PGEC3/ASCL1/RP6(1)/CN24/PMD6/RB6
|-
|-
|16|||| ||INT0/RP7(1)/CN23/PMD5/RB7
|16||||QE_UD_CHANNEL_B||INT0/RP7(1)/CN23/PMD5/RB7
|-
|-
|17|||| ||TCK/SCL1/RP8(1)/CN22/PMD4/RB8
|17||||ENTER_SW||TCK/SCL1/RP8(1)/CN22/PMD4/RB8
|-
|-
|18||RSSI|| ||TDO/SDA1/RP9(1)/CN21/PMD3/RB9
|18||RSSI||EXIT_SW||TDO/SDA1/RP9(1)/CN21/PMD3/RB9
|-
|-
|19||V -|| ||VSS
|19||V -|| ||VSS
Line 72: Line 72:
|20||10 uF tantalio verso VSS|| ||VCAP
|20||10 uF tantalio verso VSS|| ||VCAP
|-
|-
|21||Tx/Rx|| ||PGED2/TDI/RP10(1)/CN16/PMD2/RB10
|21||Tx/Rx||QE_LR_CHANNEL_A||PGED2/TDI/RP10(1)/CN16/PMD2/RB10
|-
|-
|22||?|| ||PGEC2/TMS/RP11(1)/CN15/PMD1/RB11
|22||?||QE_LR_CHANNEL_B||PGEC2/TMS/RP11(1)/CN15/PMD1/RB11
|-
|-
|23||Tx Q out +|| ||AN12/DAC1RP/RP12(1)/CN14/PMD0/RB12
|23||Tx Q out +|| ||AN12/DAC1RP/RP12(1)/CN14/PMD0/RB12

Revision as of 21:06, 27 September 2016

mo/demodulatore ssb digitale

laterizio e' un modulatore e demodulatore per SSB a metodo weaver implementato su un DSP a basso consumo, per RTX radio portatili

In ricezione, i segnali complessi I e Q vengono campionati simultaneamente su due ADC con risoluzione di 10bit e frequenza di 20Khz, filtrati con un filtro FIR, e moltiplicati con un oscillatore numerico in quadratura. I due segnali vengono poi sommati o sottratti a seconda della banda laterale desiderata.

Image007.gif

implementabile su Laterizio

uC

http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en532298 dsPIC33FJ128GP802

  • RAM: 16K
  • Flash: 128K
  • Timers: 5
  • UART: 2
  • primitive DSP
  • ADC 10/12bit
  • DAC 16bit

Mappa pin

Pin Funzione Funzione Opt porta sul uC
1 MCLR MCLR
2 Rx I in AN0/VREF+/CN2/RA0
3 Rx Q in AN1/VREF-/CN3/RA1
4 Dati ICSP PGED1/AN2/C2IN-/RP0(1)/CN4/RB0
5 Clock ICSP PGEC1/ AN3/C2IN+/RP1(1)/CN5/RB1
6 Tx Mic In AN4/C1IN-/RP2/CN6/RB2
7 AN5/C1IN+/RP3/CN7/RB3
8 V - VSS
9 Xtal 8MHz OSC1/CLKI/CN30/RA2
10 Xtal 8MHz OSC2/CLKO/CN29/PMA0/RA3
11 LSB/USB SOSCI/RP4(1)/CN1/PMBE/RB4
12 BW Narrow/Wide SOSCO/T1CK/CN0/PMA1/RA4
13 V + VDD
14 Backlight PGED3/ASDA1/RP5 /CN27/PMD7/RB5
15 QE_UD_CHANNEL_A PGEC3/ASCL1/RP6(1)/CN24/PMD6/RB6
16 QE_UD_CHANNEL_B INT0/RP7(1)/CN23/PMD5/RB7
17 ENTER_SW TCK/SCL1/RP8(1)/CN22/PMD4/RB8
18 RSSI EXIT_SW TDO/SDA1/RP9(1)/CN21/PMD3/RB9
19 V - VSS
20 10 uF tantalio verso VSS VCAP
21 Tx/Rx QE_LR_CHANNEL_A PGED2/TDI/RP10(1)/CN16/PMD2/RB10
22 ? QE_LR_CHANNEL_B PGEC2/TMS/RP11(1)/CN15/PMD1/RB11
23 Tx Q out + AN12/DAC1RP/RP12(1)/CN14/PMD0/RB12
24 Q out - AN11/DAC1RN/RP13(1)/CN13/PMRD/RB13
25 Tx I out + AN10/DAC1LP/RTCC/RP14(1)/CN12/PMWR/RB14
26 Rx Audio out - AN9/DAC1LN/RP15(1)/CN11/PMCS1/RB15
27 V - analogico AVSS
28 V + analogico AVDD

possibili alternative:

Letture

Phasing method:

Weaver method:

Retrieved from "http://ciapini.wiki.esiliati.org/index.php?title=Laterizio&oldid=1568"