Laterizio: Difference between revisions

From ciapini
Jump to navigation Jump to search
No edit summary
No edit summary
Line 1: Line 1:
''filtro all-pass con trasformata di hilbert, ad uso ed abuso di demodulatori a quadratura''
''filtro all-pass con trasformata di hilbert, ad uso ed abuso di demodulatori a quadratura''
== uC ==
http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en532298 dsPIC33FJ128GP802
* RAM: 16K
* Flash: 128K
* Timers: 5
* UART: 2
* primitive DSP
* ADC >=12bit
* DAC >=12bit
=== Mappa pin ===
{|style="color:green; background-color:#ffffdd;" cellpadding="10" cellspacing="0" border="1"
!Pin
!Funzione
!Nome
!porta sul uC
|-
|1||MCLR|| ||MCLR
|-
|2||I in|| ||AN0/VREF+/CN2/RA0
|-
|3||Q in|| ||AN1/VREF-/CN3/RA1
|-
|4||Dati ICSP/GPIO2/PWM0/ANALOG0|| ||PGED1/AN2/C2IN-/RP0(1)/CN4/RB0
|-
|5||Clock ICSP/GPIO3/PWM1/ANALOG1|| ||PGEC1/ AN3/C2IN+/RP1(1)/CN5/RB1
|-
|6|||| ||AN4/C1IN-/RP2/CN6/RB2
|-
|7|||| ||AN5/C1IN+/RP3/CN7/RB3
|-
|8||V -|| ||VSS
|-
|9|||| ||OSC1/CLKI/CN30/RA2
|-
|10|||| ||OSC2/CLKO/CN29/PMA0/RA3
|-
|11|||| ||SOSCI/RP4(1)/CN1/PMBE/RB4
|-
|12|||| ||SOSCO/T1CK/CN0/PMA1/RA4
|-
|13||V +|| ||VDD
|-
|14|||| ||PGED3/ASDA1/RP5 /CN27/PMD7/RB5
|-
|15|||| ||PGEC3/ASCL1/RP6(1)/CN24/PMD6/RB6
|-
|16|||| ||INT0/RP7(1)/CN23/PMD5/RB7
|-
|17|||| ||TCK/SCL1/RP8(1)/CN22/PMD4/RB8
|-
|18|||| ||TDO/SDA1/RP9(1)/CN21/PMD3/RB9
|-
|19||V -|| ||VSS
|-
|20||10 uF tantalio verso VSS|| ||VCAP
|-
|21||PTT In|| ||PGED2/TDI/RP10(1)/CN16/PMD2/RB10
|-
|22|||| ||PGEC2/TMS/RP11(1)/CN15/PMD1/RB11
|-
|23||DAC right +|| ||AN12/DAC1RP/RP12(1)/CN14/PMD0/RB12
|-
|24||DAC right -|| ||AN11/DAC1RN/RP13(1)/CN13/PMRD/RB13
|-
|25|||| ||AN10/DAC1LP/RTCC/RP14(1)/CN12/PMWR/RB14
|-
|26|||| ||AN9/DAC1LN/RP15(1)/CN11/PMCS1/RB15
|-
|27||V - analogico|| ||AVSS
|-
|28||V + analogico|| ||AVDD
|}


Letture:
Letture:
Line 10: Line 88:
* http://www.moetronix.com/dspic/
* http://www.moetronix.com/dspic/
* http://ae6ty.com/Papers_files/SDR-QrpQuarterly-Part-3.pdf
* http://ae6ty.com/Papers_files/SDR-QrpQuarterly-Part-3.pdf
* http://dspguru.com/sites/dspguru/files/QuadSignals.pdf

Revision as of 17:15, 16 September 2015

filtro all-pass con trasformata di hilbert, ad uso ed abuso di demodulatori a quadratura

uC

http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en532298 dsPIC33FJ128GP802

  • RAM: 16K
  • Flash: 128K
  • Timers: 5
  • UART: 2
  • primitive DSP
  • ADC >=12bit
  • DAC >=12bit

Mappa pin

Pin Funzione Nome porta sul uC
1 MCLR MCLR
2 I in AN0/VREF+/CN2/RA0
3 Q in AN1/VREF-/CN3/RA1
4 Dati ICSP/GPIO2/PWM0/ANALOG0 PGED1/AN2/C2IN-/RP0(1)/CN4/RB0
5 Clock ICSP/GPIO3/PWM1/ANALOG1 PGEC1/ AN3/C2IN+/RP1(1)/CN5/RB1
6 AN4/C1IN-/RP2/CN6/RB2
7 AN5/C1IN+/RP3/CN7/RB3
8 V - VSS
9 OSC1/CLKI/CN30/RA2
10 OSC2/CLKO/CN29/PMA0/RA3
11 SOSCI/RP4(1)/CN1/PMBE/RB4
12 SOSCO/T1CK/CN0/PMA1/RA4
13 V + VDD
14 PGED3/ASDA1/RP5 /CN27/PMD7/RB5
15 PGEC3/ASCL1/RP6(1)/CN24/PMD6/RB6
16 INT0/RP7(1)/CN23/PMD5/RB7
17 TCK/SCL1/RP8(1)/CN22/PMD4/RB8
18 TDO/SDA1/RP9(1)/CN21/PMD3/RB9
19 V - VSS
20 10 uF tantalio verso VSS VCAP
21 PTT In PGED2/TDI/RP10(1)/CN16/PMD2/RB10
22 PGEC2/TMS/RP11(1)/CN15/PMD1/RB11
23 DAC right + AN12/DAC1RP/RP12(1)/CN14/PMD0/RB12
24 DAC right - AN11/DAC1RN/RP13(1)/CN13/PMRD/RB13
25 AN10/DAC1LP/RTCC/RP14(1)/CN12/PMWR/RB14
26 AN9/DAC1LN/RP15(1)/CN11/PMCS1/RB15
27 V - analogico AVSS
28 V + analogico AVDD


Letture:

Retrieved from "http://ciapini.wiki.esiliati.org/index.php?title=Laterizio&oldid=1312"